~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/sound/pci/ice1712/envy24ht.h

Version: ~ [ linux-5.18 ] ~ [ linux-5.17.9 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.41 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.117 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.195 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.244 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.280 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.315 ] ~ [ linux-4.8.17 ] ~ [ linux-4.7.10 ] ~ [ linux-4.6.7 ] ~ [ linux-4.5.7 ] ~ [ linux-4.4.302 ] ~ [ linux-4.3.6 ] ~ [ linux-4.2.8 ] ~ [ linux-4.1.52 ] ~ [ linux-4.0.9 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 #ifndef __SOUND_VT1724_H
  2 #define __SOUND_VT1724_H
  3 
  4 /*
  5  *   ALSA driver for ICEnsemble VT1724 (Envy24)
  6  *
  7  *      Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
  8  *
  9  *   This program is free software; you can redistribute it and/or modify
 10  *   it under the terms of the GNU General Public License as published by
 11  *   the Free Software Foundation; either version 2 of the License, or
 12  *   (at your option) any later version.
 13  *
 14  *   This program is distributed in the hope that it will be useful,
 15  *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 16  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 17  *   GNU General Public License for more details.
 18  *
 19  *   You should have received a copy of the GNU General Public License
 20  *   along with this program; if not, write to the Free Software
 21  *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 22  *
 23  */      
 24 
 25 #include <sound/control.h>
 26 #include <sound/ac97_codec.h>
 27 #include <sound/rawmidi.h>
 28 #include <sound/i2c.h>
 29 #include <sound/pcm.h>
 30 
 31 #include "ice1712.h"
 32 
 33 enum {
 34         ICE_EEP2_SYSCONF = 0,   /* 06 */
 35         ICE_EEP2_ACLINK,        /* 07 */
 36         ICE_EEP2_I2S,           /* 08 */
 37         ICE_EEP2_SPDIF,         /* 09 */
 38         ICE_EEP2_GPIO_DIR,      /* 0a */
 39         ICE_EEP2_GPIO_DIR1,     /* 0b */
 40         ICE_EEP2_GPIO_DIR2,     /* 0c */
 41         ICE_EEP2_GPIO_MASK,     /* 0d */
 42         ICE_EEP2_GPIO_MASK1,    /* 0e */
 43         ICE_EEP2_GPIO_MASK2,    /* 0f */
 44         ICE_EEP2_GPIO_STATE,    /* 10 */
 45         ICE_EEP2_GPIO_STATE1,   /* 11 */
 46         ICE_EEP2_GPIO_STATE2    /* 12 */
 47 };
 48         
 49 /*
 50  *  Direct registers
 51  */
 52 
 53 #define ICEREG1724(ice, x) ((ice)->port + VT1724_REG_##x)
 54 
 55 #define VT1724_REG_CONTROL              0x00    /* byte */
 56 #define   VT1724_RESET                  0x80    /* reset whole chip */
 57 #define VT1724_REG_IRQMASK              0x01    /* byte */
 58 #define   VT1724_IRQ_MPU_RX             0x80
 59 #define   VT1724_IRQ_MPU_TX             0x20
 60 #define   VT1724_IRQ_MTPCM              0x10
 61 #define VT1724_REG_IRQSTAT              0x02    /* byte */
 62 /* look to VT1724_IRQ_* */
 63 #define VT1724_REG_SYS_CFG              0x04    /* byte - system configuration PCI60 on Envy24*/
 64 #define   VT1724_CFG_CLOCK      0xc0
 65 #define     VT1724_CFG_CLOCK512 0x00    /* 22.5692Mhz, 44.1kHz*512 */
 66 #define     VT1724_CFG_CLOCK384  0x40   /* 16.9344Mhz, 44.1kHz*384 */
 67 #define   VT1724_CFG_MPU401     0x20            /* MPU401 UARTs */
 68 #define   VT1724_CFG_ADC_MASK   0x0c    /* one, two or one and S/PDIF, stereo ADCs */
 69 #define   VT1724_CFG_DAC_MASK   0x03    /* one, two, three, four stereo DACs */
 70 
 71 #define VT1724_REG_AC97_CFG             0x05    /* byte */
 72 #define   VT1724_CFG_PRO_I2S    0x80    /* multitrack converter: I2S or AC'97 */
 73 #define   VT1724_CFG_AC97_PACKED        0x01    /* split or packed mode - AC'97 */
 74 
 75 #define VT1724_REG_I2S_FEATURES         0x06    /* byte */
 76 #define   VT1724_CFG_I2S_VOLUME 0x80    /* volume/mute capability */
 77 #define   VT1724_CFG_I2S_96KHZ  0x40    /* supports 96kHz sampling */
 78 #define   VT1724_CFG_I2S_RESMASK        0x30    /* resolution mask, 16,18,20,24-bit */
 79 #define   VT1724_CFG_I2S_192KHZ 0x08    /* supports 192kHz sampling */
 80 #define   VT1724_CFG_I2S_OTHER  0x07    /* other I2S IDs */
 81 
 82 #define VT1724_REG_SPDIF_CFG            0x07    /* byte */
 83 #define   VT1724_CFG_SPDIF_OUT_EN       0x80    /*Internal S/PDIF output is enabled*/
 84 #define   VT1724_CFG_SPDIF_OUT_INT      0x40    /*Internal S/PDIF output is implemented*/
 85 #define   VT1724_CFG_I2S_CHIPID 0x3c    /* I2S chip ID */
 86 #define   VT1724_CFG_SPDIF_IN   0x02    /* S/PDIF input is present */
 87 #define   VT1724_CFG_SPDIF_OUT  0x01    /* External S/PDIF output is present */
 88 
 89 /*there is no consumer AC97 codec with the VT1724*/
 90 //#define VT1724_REG_AC97_INDEX         0x08    /* byte */
 91 //#define VT1724_REG_AC97_CMD           0x09    /* byte */
 92 
 93 #define VT1724_REG_MPU_TXFIFO           0x0a    /*byte ro. number of bytes in TX fifo*/
 94 #define VT1724_REG_MPU_RXFIFO           0x0b    /*byte ro. number of bytes in RX fifo*/
 95 
 96 #define VT1724_REG_MPU_DATA             0x0c    /* byte */
 97 #define VT1724_REG_MPU_CTRL             0x0d    /* byte */
 98 #define   VT1724_MPU_UART       0x01
 99 #define   VT1724_MPU_TX_EMPTY   0x02
100 #define   VT1724_MPU_TX_FULL    0x04
101 #define   VT1724_MPU_RX_EMPTY   0x08
102 #define   VT1724_MPU_RX_FULL    0x10
103 
104 #define VT1724_REG_MPU_FIFO_WM  0x0e    /*byte set the high/low watermarks for RX/TX fifos*/
105 #define   VT1724_MPU_RX_FIFO    0x20    //1=rx fifo watermark 0=tx fifo watermark
106 #define   VT1724_MPU_FIFO_MASK  0x1f    
107 
108 #define VT1724_REG_I2C_DEV_ADDR 0x10    /* byte */
109 #define   VT1724_I2C_WRITE              0x01    /* write direction */
110 #define VT1724_REG_I2C_BYTE_ADDR        0x11    /* byte */
111 #define VT1724_REG_I2C_DATA             0x12    /* byte */
112 #define VT1724_REG_I2C_CTRL             0x13    /* byte */
113 #define   VT1724_I2C_EEPROM             0x80    /* 1 = EEPROM exists */
114 #define   VT1724_I2C_BUSY               0x01    /* busy bit */
115 
116 #define VT1724_REG_GPIO_DATA    0x14    /* word */
117 #define VT1724_REG_GPIO_WRITE_MASK      0x16 /* word */
118 #define VT1724_REG_GPIO_DIRECTION       0x18 /* dword? (3 bytes) 0=input 1=output. 
119                                                 bit3 - during reset used for Eeprom power-on strapping
120                                                 if TESTEN# pin active, bit 2 always input*/
121 #define VT1724_REG_POWERDOWN    0x1c
122 #define VT1724_REG_GPIO_DATA_22 0x1e /* byte direction for GPIO 16:22 */
123 #define VT1724_REG_GPIO_WRITE_MASK_22   0x1f /* byte write mask for GPIO 16:22 */
124 
125 
126 /* 
127  *  Professional multi-track direct control registers
128  */
129 
130 #define ICEMT1724(ice, x) ((ice)->profi_port + VT1724_MT_##x)
131 
132 #define VT1724_MT_IRQ                   0x00    /* byte - interrupt mask */
133 #define   VT1724_MULTI_PDMA4    0x80    /* SPDIF Out / PDMA4 */
134 #define   VT1724_MULTI_PDMA3    0x40    /* PDMA3 */
135 #define   VT1724_MULTI_PDMA2    0x20    /* PDMA2 */
136 #define   VT1724_MULTI_PDMA1    0x10    /* PDMA1 */
137 #define   VT1724_MULTI_FIFO_ERR 0x08    /* DMA FIFO underrun/overrun. */
138 #define   VT1724_MULTI_RDMA1    0x04    /* RDMA1 (S/PDIF input) */
139 #define   VT1724_MULTI_RDMA0    0x02    /* RMDA0 */
140 #define   VT1724_MULTI_PDMA0    0x01    /* MC Interleave/PDMA0 */
141 
142 #define VT1724_MT_RATE                  0x01    /* byte - sampling rate select */
143 #define   VT1724_SPDIF_MASTER           0x10    /* S/PDIF input is master clock */
144 #define VT1724_MT_I2S_FORMAT            0x02    /* byte - I2S data format */
145 #define   VT1724_MT_I2S_MCLK_128X       0x08
146 #define   VT1724_MT_I2S_FORMAT_MASK     0x03
147 #define   VT1724_MT_I2S_FORMAT_I2S      0x00
148 #define VT1724_MT_DMA_INT_MASK          0x03    /* byte -DMA Interrupt Mask */
149 /* lool to VT1724_MULTI_* */
150 #define VT1724_MT_AC97_INDEX            0x04    /* byte - AC'97 index */
151 #define VT1724_MT_AC97_CMD              0x05    /* byte - AC'97 command & status */
152 #define   VT1724_AC97_COLD      0x80    /* cold reset */
153 #define   VT1724_AC97_WARM      0x40    /* warm reset */
154 #define   VT1724_AC97_WRITE     0x20    /* W: write, R: write in progress */
155 #define   VT1724_AC97_READ      0x10    /* W: read, R: read in progress */
156 #define   VT1724_AC97_READY     0x08    /* codec ready status bit */
157 #define   VT1724_AC97_ID_MASK   0x03    /* codec id mask */
158 #define VT1724_MT_AC97_DATA             0x06    /* word - AC'97 data */
159 #define VT1724_MT_PLAYBACK_ADDR         0x10    /* dword - playback address */
160 #define VT1724_MT_PLAYBACK_SIZE         0x14    /* dword - playback size */
161 #define VT1724_MT_DMA_CONTROL           0x18    /* byte - control */
162 #define   VT1724_PDMA4_START    0x80    /* SPDIF out / PDMA4 start */
163 #define   VT1724_PDMA3_START    0x40    /* PDMA3 start */
164 #define   VT1724_PDMA2_START    0x20    /* PDMA2 start */
165 #define   VT1724_PDMA1_START    0x10    /* PDMA1 start */
166 #define   VT1724_RDMA1_START    0x04    /* RDMA1 start */
167 #define   VT1724_RDMA0_START    0x02    /* RMDA0 start */
168 #define   VT1724_PDMA0_START    0x01    /* MC Interleave / PDMA0 start */
169 #define VT1724_MT_BURST                 0x19    /* Interleaved playback DMA Active streams / PCI burst size */
170 #define VT1724_MT_DMA_FIFO_ERR          0x1a    /*Global playback and record DMA FIFO Underrun/Overrun */
171 #define   VT1724_PDMA4_UNDERRUN         0x80
172 #define   VT1724_PDMA2_UNDERRUN         0x40
173 #define   VT1724_PDMA3_UNDERRUN         0x20
174 #define   VT1724_PDMA1_UNDERRUN         0x10
175 #define   VT1724_RDMA1_UNDERRUN         0x04
176 #define   VT1724_RDMA0_UNDERRUN         0x02
177 #define   VT1724_PDMA0_UNDERRUN         0x01
178 #define VT1724_MT_DMA_PAUSE             0x1b    /*Global playback and record DMA FIFO pause/resume */
179 #define   VT1724_PDMA4_PAUSE    0x80
180 #define   VT1724_PDMA3_PAUSE    0x40
181 #define   VT1724_PDMA2_PAUSE    0x20
182 #define   VT1724_PDMA1_PAUSE    0x10
183 #define   VT1724_RDMA1_PAUSE    0x04
184 #define   VT1724_RDMA0_PAUSE    0x02
185 #define   VT1724_PDMA0_PAUSE    0x01
186 #define VT1724_MT_PLAYBACK_COUNT        0x1c    /* word - playback count */
187 #define VT1724_MT_CAPTURE_ADDR          0x20    /* dword - capture address */
188 #define VT1724_MT_CAPTURE_SIZE          0x24    /* word - capture size */
189 #define VT1724_MT_CAPTURE_COUNT         0x26    /* word - capture count */
190 
191 #define VT1724_MT_ROUTE_PLAYBACK        0x2c    /* word */
192 
193 #define VT1724_MT_RDMA1_ADDR            0x30    /* dword - RDMA1 capture address */
194 #define VT1724_MT_RDMA1_SIZE            0x34    /* word - RDMA1 capture size */
195 #define VT1724_MT_RDMA1_COUNT           0x36    /* word - RDMA1 capture count */
196 
197 #define VT1724_MT_SPDIF_CTRL            0x3c    /* word */
198 #define VT1724_MT_MONITOR_PEAKINDEX     0x3e    /* byte */
199 #define VT1724_MT_MONITOR_PEAKDATA      0x3f    /* byte */
200 
201 /* concurrent stereo channels */
202 #define VT1724_MT_PDMA4_ADDR            0x40    /* dword */
203 #define VT1724_MT_PDMA4_SIZE            0x44    /* word */
204 #define VT1724_MT_PDMA4_COUNT           0x46    /* word */
205 #define VT1724_MT_PDMA3_ADDR            0x50    /* dword */
206 #define VT1724_MT_PDMA3_SIZE            0x54    /* word */
207 #define VT1724_MT_PDMA3_COUNT           0x56    /* word */
208 #define VT1724_MT_PDMA2_ADDR            0x60    /* dword */
209 #define VT1724_MT_PDMA2_SIZE            0x64    /* word */
210 #define VT1724_MT_PDMA2_COUNT           0x66    /* word */
211 #define VT1724_MT_PDMA1_ADDR            0x70    /* dword */
212 #define VT1724_MT_PDMA1_SIZE            0x74    /* word */
213 #define VT1724_MT_PDMA1_COUNT           0x76    /* word */
214 
215 
216 unsigned char snd_vt1724_read_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr);
217 void snd_vt1724_write_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr, unsigned char data);
218 
219 #endif /* __SOUND_VT1724_H */
220 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | Wiki (Japanese) | Wiki (English) | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

osdn.jp